Constant stabilizer::hardware::design_parameters::DDS_SYNC_CLK_DIV

source · 
pub const DDS_SYNC_CLK_DIV: u8 = 4;
Expand description

The divider from the DDS system clock to the SYNC_CLK output (sync-clk is always 1/4 of sysclk).